Amendments to the Claims

1. (Previously Presented) Method for manufacturing on a substrate a semiconductor device with a floating-gate and a control-gate, comprising the steps of:

first forming isolation zones in the substrate,

thereafter forming a floating gate on the substrate between two isolation zones,

thereafter extending the floating gate using conductive spacers, and

thereafter forming a control gate over the floating gate and the conductive spacers.

2. (Previously Presented) Method according to claim 1, wherein the step of forming the floating gate comprises:

providing the floating gate on the substrate, the floating gate having two opposite walls located above the isolation zones.

forming a recess in the isolation zones under the opposite walls of the floating gate.

3. (Previously Presented) Method according to claim 2, wherein the step of providing the floating gate, comprises:

depositing a floating gate layer

forming slits in the floating gate layer, thus forming the opposite walls of the floating gate.

- 4. (Original) Method according to claim 2, wherein the step of extending the floating gate comprises depositing a conductive layer on the opposite walls of the floating gate and on the walls of the recess in the isolation zones.
- 5. (Original) Method according to claim 4, wherein the step of depositing a conductive layer on the opposite walls of the floating gate and on the walls of the recesses in the isolation zones comprises:

Appl. No. 10/518,736; Docket No. NL02 0528 US Amdt. dated February 12, 2007 Response to Office Action dated January 11, 2007

depositing a conductive layer over the floating gate and in the recesses in the isolation zones

etching the conductive laver.

 (Original) Method according to claim 1, further comprising a step of forming a dielectric layer on the floating gate and on the conductive spacers before forming the control gate.

7. (Original) Method according to claim 1, wherein the isolation zones are shallow trench isolation (STI) zones.

(Original) Method according to claim 1, wherein the isolation zones are LOCOS regions.

9. (Original) Method according to claim 2, wherein a recess in an isolation zone is formed by etching.

10. (Original) Method according to claim 1, comprising the step of providing a tunnel oxide between the semiconductor substrate and the floating gate.

11. (Previously Presented) Method according to claim 1, wherein the step of forming the control gate comprises:

depositing a control gate layer, and atterning the control gate layer to form the control gate.

12. (Original) Method according to claim 1, wherein the conductive spacers are polysilicon spacers.

Claims 13-18 (Cancelled)